After 200 thermal cycles from −30°C to +150°C, potting compound begins separating from the PCB surface — starting at the edges, then working inward. By 500 cycles, whole regions have come loose, leaving the traces underneath exposed to moisture and vibration.
Delamination undermines the entire purpose of potting encapsulation, and its root causes are well understood enough to design around.
CTE Mismatch Is the Root Cause
Delamination happens when the CTE mismatch between potting and PCB generates interfacial shear stress that exceeds the adhesive bond strength. Copper PCB runs 17–18 ppm/°C; standard potting runs 50–70 ppm/°C — a 32–53 ppm/°C gap that, across a 100°C swing, produces 320–530 micrometers of differential strain over a 100mm length. That strain concentrates at the interface as shear stress, and repeated cycling fatigues the adhesive bond until it lets go, typically starting at whatever point already carries the highest stress concentration.
Those high-stress points are predictable: PCB edges, where the potting-PCB interface is a free surface unsupported by interior potting mass; component leads, which act as stress risers where CTE mismatch between lead, solder, PCB, and potting creates local stress 2–5x the average; sharp corners, which geometrically multiply interfacial shear by 1.5–3x versus a filleted transition; and rigid embedded components — a low-CTE ceramic capacitor surrounded by high-CTE potting forces strain into the adjacent material rather than absorbing any of it itself.
Once It Starts, It Accelerates
A tiny separated region admits moisture, which travels along the interface by capillary action and swells the material locally — adding more interfacial stress and widening the delamination further. Ionic contamination already present from flux residue or salt dissolves into that moisture, accelerating electrochemical corrosion at the same interface. And mechanically, the void itself concentrates stress once it exists, so what starts as a micro-delamination visible only under magnification typically becomes visible to the naked eye within another 100–200 cycles.
Material and Design Factors Behind Poor Adhesion
Some potting simply bonds poorly to PCB materials — silicone’s naturally low surface energy gives it inherently poor wetting to epoxy or polyimide substrates unless adhesion promoters are added, and mold-release additives in some formulations actively work against adhesion. Manufacturing residue — oil, flux, dust, moisture — left on the board before potting prevents chemical bonding entirely, leaving only a weak mechanical interface that fails quickly under cycling shear. Certain PCB finishes (immersion gold, electroless nickel) bond less reliably to some potting families than bare copper does. And the CTE mismatch discussed above isn’t just a stress problem — it directly degrades adhesion itself, since excessive interfacial stress works against the bond regardless of chemistry.
Reducing CTE Mismatch First
Low-CTE potting (30–45 ppm/°C) cuts interfacial stress 40–60% against standard formulations, typically pushing delamination onset from 200–400 cycles out to 1,000–2,000, for a $20–30/lb premium — a strong return for most high-temperature applications. Ultra-low-CTE potting (15–25 ppm/°C), matched closely to copper and aluminum, all but eliminates the stress and drops delamination risk under 5% even past 5,000 cycles, though the $50–100/lb premium reserves it for the most critical designs. For most applications, 35–45 ppm/°C is the practical sweet spot between delamination resistance and cost.
Improving the Bond Directly
Grit-blasting the PCB surface roughens it enough to roughly double or triple effective adhesion area through mechanical interlocking. Solvent cleaning with acetone or isopropyl alcohol, followed by thorough drying, removes contaminants that would otherwise prevent wetting — residual moisture or oil undoes surface prep almost immediately if skipped. Silane or epoxy primers applied before potting chemically bond to both the PCB and the potting, creating a stronger interface than either material alone would form. A thin conformal coating applied first can also help, since it bonds more reliably to PCB materials than thick potting does directly, and potting then adheres well to the coating itself.
Designing the Geometry to Relieve Stress
Replacing sharp corners with 5–10mm fillets drops stress concentration factors from 3–4x down to 1.5–2x. Intentional geometric voids or grooves at high-stress regions — component leads, edges — absorb differential strain locally rather than letting it propagate. A layered pour, with a flexible elastomer-toughened layer applied first and a low-CTE, thermally conductive layer added afterward, splits the job: the flexible layer absorbs differential strain, the outer layer delivers the thermal properties the application needs. Surrounding especially rigid components — thick ceramic capacitors, heavy leads — with a flexible potting or elastomer tape buffer before the main pour isolates their local stress without compromising overall thermal performance. This same stress-relief logic applies directly to preventing thermal stress cracks, since cracking and delamination share the same CTE-mismatch origin.
Validating Adhesion Before Committing to Production
ASTM D4541, the standard method for pull-off strength of coatings using portable adhesion testers, gives a direct way to confirm bond quality: pot a 20 × 20mm test coupon, peel it after cure, and target above 1 MPa adhesive strength — meaning the potting tears before it delaminates. Repeating that test after 500 thermal cycles should still show at least 80% of the original adhesive strength; anything below 0.5 MPa initially, or a drop under 50% after cycling, signals a formulation or surface-prep problem that needs fixing before production, not after. IPC-CC-830, the standard governing qualification and performance of electrical insulating compounds for printed board assemblies, is a reasonable reference for structuring this validation into a supplier qualification program.
What the Difference Looks Like in Service
Standard potting (60 ppm/°C CTE) on copper PCB with unoptimized surface prep typically shows visible delamination by 150–300 cycles and complete adhesion failure by 500–800, for a service life around 6–18 months. Low-CTE potting (40 ppm/°C) with optimized adhesion pushes visible delamination out to 1,000–2,000 cycles and complete failure to 3,000–5,000, extending service life to 5–10 years — a 5–10x difference from what amounts to a material swap and better surface prep, not a redesign.
If Delamination Has Already Started
Ultrasonic imaging or careful visual inspection locates affected regions. From there, remove the loose potting, clean the surface, reapply an adhesion promoter, and re-pot with a low-CTE, adhesion-optimized compound — or, if re-potting the same side isn’t practical, encapsulate the delaminated region from the opposite side to seal the void. Either way, identify why it happened before repeating the same design in the next production run; Incure’s comparison of high-temperature potting compound against standard epoxy and potting guide for automotive engine bay electronics both cover material choices relevant to preventing a repeat.
Email Us with your PCB finish, CTE, and cycling profile, and Incure can recommend a low-CTE, adhesion-optimized formulation matched to your substrate.
Incure’s low-CTE, adhesion-optimized potting compounds are engineered to maintain strong bonds to PCB materials across thermal cycling, preventing the delamination failures that undermine encapsulation performance elsewhere.
Contact Our Team to specify a potting compound optimized for adhesion to your PCB material and confirm delamination-free performance across your cycling duty.
Visit www.incurelab.com for more information.